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Since the Years 60, the law of Moore predicts that the complexity in terms of built!in circuit 
transistors doubles every two years, remain verified. The programmable FPGA circuits 
(Field Programmable Gate Array) didn't escape to this law. Since the first FPGA, developed 
like an evolution natural of the CPLD (Complex Programmable Logic Devices), these 
circuits didn't stop winning in complexity and integrated henceforth until one billion of 
transistors for the most recent generations. This increase of the integration level resulted in a 
similar growth of the power of calculation of these circuits. The FPGAs have been used then 
to make the fast samples of ASICs (Application Specific Integrated Circuits) and find since 
some years their place in many domains of applications. However, the order of the 
processes industrial requires more and more elements of powerful calculations. This type of 
order is in the same way in perpetual evolution with the development of the numeric 
circuits of calculation. Thus, the PID controllers represent the majority of the controllers 
used in the industrial systems control. Of this fact, it will be necessary to digitalize the PID 
algorithm. The modern digital control systems require more and more strong and fastest 
calculation components. This type of elements becomes yet indispensable with the 
utilization of some new control algorithms like the fuzzy control, the adaptive control, the 
sliding mode control…  Although the PID controllers are the oldest they represent the 




The PID algorithm consists of three basic modes, the Proportional mode, the Integral and 
the Derivative modes. When utilizing this algorithm it is necessary to decide which modes 
are to be used (P, I or D) and then specify the parameters (or settings) for each mode used. 
Generally, three basic algorithms are used P, PI or PID. 
The implementation of PID controllers using microprocessors and DSP chips is old and well 
known [2] [3], whereas very little works can be found in the literature on how to implement 
PID controllers using FPGAs [4].  
Field Programmable Gate Arrays (FPGA) have become an alternative solution for the 








In our work we introduce a simple method for implementing PID controllers. Some other 
contributions focused on proposing algorithms for tuning the coefficients of PID controllers 
using FPGAs while the controller itself is still implemented in software. 
In [5] the authors describe the architecture of a data acquisition system for a gamma ray 
imaging camera.  
In the past two years, Spartan II and III FPGA families from Xilinx have been successfully 
utilized in a variety of applications which include inverters [6][7], communications [8][9], 
imbedded processors [10], and image processing [11]. 
In our work, data acquisition for the PID controller, which is implemented using Xilinx 
Spartan!3 Starter Kit Board, is based on 8!bitserial A/D converters extensible from Digilent 
board AO1. Similar converters are utilized in [12] to implement an adaptable strain gage 
conditioner using FPGAs. 
The application of a PID controller in a feedback control system is shown in fig1, where ref 




Fig. 1. A PID!based feedback control system. 
The simplest form of the PID control algorithm is given by: 
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According to the study done in [13] the digitized PID equation is brought back to: 
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To improve the speed and minimize the cost while offering clearly good performances, the 
adopted architecture used includes essentially three combinational logic multiplier, one 
substractor three adders and three registers. The fig 2 gives the adopted architecture. 
Indeed, this architecture requires the availability of all calculation operators in each phase. 
 
 




The AIO1 board is a peripheral board designed to work with Digilent’s family of system 
boards. The AIO1 contains analog to!digital and digital!to!analog converters from Analog 
Devices, two dual op amps, a variety of analog signal I /O connectors, and a solderless 
breadboard. All analog components use an on!board 5VDC voltage source. All unused I/O 
signals are passed through the AIO1 board so that it can be used between a system board 
and other peripheral boards. 
The AIO1 uses an 8!bit, 200Ks analog!to!digital converter (the AD7823), and an 8!bit, 1 MHz 
digital!to!analog converter (the AD7303), both from Analog Devices. The AD8534 op amps 
(also from Analog Devices) can drive 250mA outputs rail!to!rail with a 3 MHz bandwidth, 
so many useful devices can be driven directly. 




FPGAs are well suited for serial Analog to Digital (A/D) converters. This is mainly because 
serial interface consumes less communication lines while the FPGA is fast enough to 
accommodate the high speed serial data. The AD7823 is a high speed, low power, 8!bit A/D 
converter. The part contains a 4 Fs typical successive approximation A/D converter and a 
high speed serial interface that interfaces easily to FPGAs. The A/D interface adapter 
(ADIA) is implemented within the FPGA (Figure 5). Inside the FPGA, this adapter facilitates 
parallel data acquisition. Sampling is initiated at the rising edge of a clock applied at the line 
sample. The timing diagram of the communication protocol is illustrated in figure 4. The 
whole conversion and acquisition period is 5.4 Fs allowing sampling up to a rate of 185 Kilo 








Fig. 3. Diagram of DIGILENT AIO1. 
 
 
Fig. 4. A/D interface converter. 
 
 
Fig. 5. AD7823 Timing Diagram. 
The output coding of the AD7823 is straight binary. The designed code transitions occur at 
































The AD7303 is a dual, 8!bit voltage out Digital to Analog (D/A) converter. This device uses 
a versatile 3!wire serial interface that operates at a clock up to 30 MHz. The serial input 
register is 16 bits wide; 8 bits act as data bits for the D/A converter, and the remaining 8 bits 
make up a control register. It is interfaced to an FPGA as illustrated in Figure 6. The D/A 
interface adapter (DAIA), which is implemented within the FPGA, facilitates parallel data 
input for the dual D/A converters. The timing diagram of the communication protocol is 
illustrated in figure 7. The transmission period of a sample is 680 ns allowing D/A 
conversion at an excellent rate of 1.47 MHZ. 
 
 
Fig. 6. A/D interface converter. 
 
 
Fig. 7. AD7303 Timing Diagram. 
Any DAC output voltage can ideally be expressed as:  
VOUT = 2 × VREF × (N/256) where: N is the decimal equivalent of the binary input code. 
An N range from 0 to 255xVREF is the voltage applied to the external REF pin when the 





The proposed based PID controller is implemented using the Xilinx Inc FPGA technology 
and can be used as a general purpose controller for different applications. The simulation 
results obtained with the generated VHDL, in this work, the ModelSim® simulator was 


























and route using Xilinx ISE 7.1i, from the VHDL representation generated by the static 
analyzer. We use a Xilinx Spartan!3 xc3s200!ft256 !4 FPGA. The results presented herein are 
estimations directly obtained from Xilinx ISE 7.1i. 
 
 
Fig. 8. Design properties. 
Table 1 shows the minimum number of multiplications, additions and registers required for 







Table 1. Arithmetic Number for PID controller. 
The PID controller block, into a complete control system consisting of analog and digital 
I/O, is illustrated in figure 9. 
 
 
Fig. 9. PID Controller Block. 





















Fig. 10. Simulation diagram of PID controller block. 
The synthesis of PID controller block using a Xilinx Spartan!3 xc3s200!ft256 !4 FPGA gives 







Fig. 11. Devices utilizations summary for the PID controller Implementation. 
A design which is efficient in terms of power consumption and chip area means that the 
FPGA chip can be used to accommodate more controllers with adequate speed and low 




















Fig. 12. Installation Diagram of the system of second order. 
The values of all the components are: 
R = 12 k 
R1 = 15 kΏ 
R2 = 10 kΏ 
C1 = 6,8 nF 
C2 = 22 nF 
The Transfer function of the system is given by the following equation 
 () = ()	() = 
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 (4) 
With:  =  = 0,67 : static gain   = 1 ! ∙ !# = 6,81 ∙ 10% &'/)  
* = +,, = 1,80 > 1 : Amortization factor 
While permuting the positions of C1 and C2, the amortization  factor becomes: 
















For an order (ref) of the order of 2V applied to the system in BO one gets the answer y (t) 








Fig. 13. System Answer in open buckle (* > 1). 
According to this answer, one verifies that the tension of exit stabilizes without oscillations 
(m>1) nearly to the value 1,4V, that corresponds more or less to the theoretical value: 






For an order (ref) of the order of 2V applied to the system ordered by a Proportional 
regulator (P) with KP = 2, one gets the answer y(t) presented on the following Figure  
 
 







One notices that this answer presents a static mistake of the order of 40%. Theoretically this 
mistake is given by:   
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For an order (ref) applied of the order of 2V to the system ordered by a PI regulator with 














Fig. 15. Answer of the system ordered by PI regulator  (* > 1). 












For an order (ref) of the order of 2V applied to the system in BO one gets the answer y (t) 








Fig. 16. Answer of the system in open buckle (* < 1). 
According to this answer, one verifies that the tension of exit stabilizes with oscillations  






For an order (ref) of the order of 2V applied to the system ordered by a Proportional 
regulator (P) with KP = 2, one gets the answer y (t) presented on the following Figure  
 
 







One notices that this answer presents a static mistake of the order of 40%. Theoretically this 
mistake is given by:   
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For an order (ref) of the order of 2V applied to the system ordered by a PD regulator with 














Fig. 18. Answer of the system ordered by proportional regulator P D. 
(* < 1) 
One notices that the answer gotten present less oscillations that the one with the regulating 






For an order (ref) of the order of 2V applied to the system ordered by a PI regulator with  








Fig. 19. Answer of the system ordered by proportional regulator P I. 
 (* < 1) 






For an order (ref) of the order of 2V applied to the system ordered by a PI D regulator with 
KP = 2, KD=1 and KI=0, 5 one gets the answer y (t) presented on the following Figure 
 
 







 (* < 1) 
One notices that with the addition of the Derivative action, one has a light reduction of the 





While following the evolution of the order u (t) one could estimate the value of the sampling 














Fig. 21. Tentative evaluation of the sampling period (T). 
According to the figure 21, one estimates the value of the sampling period (T) that is the 
order of 6,7Fs. 
,		
A digital PID controller implemented in FPGA technology is a configurable controller in 







The speed or execution or latency of the controller can be precisely controlled with the 
amount of reuse of arithmetic elements such as the speed of execution of FPGA based PID 
controller can be less then 100 ns if desired for high throughput requirements.  
Implementing PID controllers on FPGAs features speed, accuracy, power, compactness, and 
cost improvement over other digital implementation techniques. 
In a future fork we plan to investigate implementation of fuzzy logic controllers on FPGAs. 
Also we plan to explore embedded soft processors, such as MicroBlaze, and study some 
applications in which design partitioning between software and hardware provides better 
implementations. 
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Since the foundation and up to the current state-of-the-art in control engineering, the problems of PID control
steadily attract great attention of numerous researchers and remain inexhaustible source of new ideas for
process of control system design and industrial applications. PID control effectiveness is usually caused by the
nature of dynamical processes, conditioned that the majority of the industrial dynamical processes are well
described by simple dynamic model of the first or second order. The efficacy of PID controllers vastly falls in
case of complicated dynamics, nonlinearities, and varying parameters of the plant. This gives a pulse to further
researches in the field of PID control. Consequently, the problems of advanced PID control system design
methodologies, rules of adaptive PID control, self-tuning procedures, and particularly robustness and transient
performance for nonlinear systems, still remain as the areas of the lively interests for many scientists and
researchers at the present time. The recent research results presented in this book provide new ideas for
improved performance of PID control applications.
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